

# LOW RESISTANCE INTEGRATED CIRCUIT MOS TRANSISTOR

## FIELD OF THE INVENTION

This invention relates generally to the field of electronic  
5 devices and more particularly to a low resistance  
integrated circuit MOS transistor and method for forming  
the same.

## BACKGROUND OF THE INVENTION

10 A typical metal-oxide-semiconductor (MOS) transistor 5  
according to the prior art is shown in Figure 1. Dielectric  
layer 20 is formed on a semiconductor 10 and a transistor  
gate structure 30 is formed on the dielectric layer 20. In  
a self-aligned dopant implantation process, the drain and  
15 source extension regions 40 are formed following the  
formation of the gate structure 30. These drain and source  
extension regions 40 can be n-type or p-type for NMOS or  
PMOS transistors respectively. Typically the drain and  
source extension regions 40 are more lightly doped than the  
20 source and drain regions 60 and are referred to as lightly  
doped drain (LDD) or moderately doped drain (MDD) extension  
regions depending on the relative doping concentration of  
the extension regions 40 with respect to the source and  
drain regions 60. Following the formation of the LDD or MDD

regions 40, sidewall structures 50 are formed adjacent to the gate structure 30. The source and drain regions 60 are formed by implanting dopant species into the semiconductor 10. The implanted dopant species used to form 5 the source and drain regions 60 are self-aligned to the sidewall structures 50. Metal silicide 70 is then formed on both the source and drain 60 and on the gate structure 30 to reduce the resistance associated with these regions.

10 As described above, the LDD or MDD regions 40 are relatively lightly doped and therefore contribute parasitic resistance to the MOS transistor. Parasitic resistance reduces the performance of the MOs transistor by reducing the voltage that appears across the channel region. As the 15 gate length of the MOS transistor is reduced the parasitic resistances associated with the LDD and MDD regions will become a large limitation in improving the performance of the transistor. There is therefore a need for a MOS transistor with reduced parasitic resistances. The instant 20 invention addresses this need.

### SUMMARY OF THE INVENTION

The instant invention comprises a MOS transistor with reduced parasitic resistances. In a first embodiment a MOS 5 transistor comprises a gate structure on a semiconductor. Source and drain regions are formed in the semiconductor on either side of the gate structure and source and drain extension regions are formed on either side of the gate structure between the source and drain regions and the gate 10 structure. Metal silicide is formed on the source and drain extension regions and sidewall structures are formed over the source and drain extension regions and the metal silicide layer adjacent to the gate. Additional metal silicide layers are formed over the source and drain 15 regions. In a further embodiment a semiconductor layer is formed adjacent to the sidewall structures and the source and drain regions and source and drain extension regions are formed in the semiconductor layer and the semiconductor. Metal silicide layers are formed on the 20 semiconductor layer over the source and drain regions and source and drain extension regions.

BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of the present invention and the advantages thereof, reference is now made to the following description taken in conjunction with the accompanying drawings, wherein like reference numerals represent like features, in which:

FIGURE 1 is a MOS transistor according to the prior art.

10 FIGUREs 2(a) to 2(f) are cross-sectional diagrams of an embodiment of a MOS transistor according to an embodiment of the instant invention.

15 FIGURE 3 is a cross-sectional diagram of a further embodiment of a MOS transistor according to an embodiment of the instant invention.

20 FIGURE 4 is a cross-sectional diagram of a further embodiment of a MOS transistor according to an embodiment of the instant invention.

DETAILED DESCRIPTION OF THE INVENTION

FIGURES 2(a) through FIGURE 4 illustrate various embodiments of a MOS transistor with reduced resistance according to the instant invention.

5

Shown in Figure 2(a) to Figure 2(f) is a first embodiment of the instant invention. A MOS transistor gate dielectric 20 is formed on a semiconductor 10. A transistor gate structure 30 is formed on the gate dielectric 20. The 10 gate dielectric 20 can comprise silicon oxide, silicon oxynitride, silicon nitride, hafnium oxide, or any other suitable dielectric material. The transistor gate structure 30 can comprise polycrystalline silicon or any other suitable material. Following the formation of the 15 transistor gate structure 30, replacement sidewall structures are formed by first forming a number of dielectric layers over the transistor gate structure 30 and the semiconductor 10. In a first embodiment a silicon oxide layer 80, a silicon 20 nitride layer 90, a silicon oxide layer 100, and a silicon nitride layer 110 are formed over the transistor gate structure 30 and the semiconductor 10. Following the formation of the layers 80, 90, 100, and 110 as shown in Figure 2(a), an anisotropic etch is performed on the

structure of Figure 2(a) to form the replacement sidewall structures 115 shown in Figure 2(b). Following the formation of the replacement sidewall structures 115, the source and drain regions 120 are formed. The formation of 5 the source and drain regions 120 comprises performing ion implantation of the dopant species into the semiconductor 10. The implantation of dopant species is self-aligned to the replacement sidewall structures 115. It should be noted that the implantation of the dopant species will result in 10 source and drain regions 120 extending a distance  $x_1$  beneath the surface of the semiconductor 10 as shown in Figure 2 (b) .

Following the formation of the source and drain 15 regions 120 shown in Figure 2(b), the replacement sidewall structures 115 are removed along with layers 90 and 100. With the replacement sidewall structures removed, drain and source extension regions 130 are then formed by the ion implantation of dopant species into the semiconductor 10. 20 The drain and source extension regions are often referred to as lightly doped drain (LDD) or moderately doped drain (MDD) regions depending on the relative doping concentrations of the extension regions. The terms drain extension region, LDD and MDD will be used interchangedly

throughout this disclosure. The implanted dopant species that form the LDD or MDD regions 130 are self-aligned to the gate structure 30. It should be noted that the implantation of the dopant species will result in LDD or 5 MDD regions 130 extending a distance  $x_2$  beneath the surface of the semiconductor 10 as shown in Figure 2(b). In general the distance  $x_2$  will always be less than the distance  $x_1$ , or in other words, the source and drain regions 120 will extend further beneath the surface of the semiconductor 10 10 compared to the LDD or MDD regions 130. Also, as stated earlier the doping concentration of the source and drain regions 120 will be greater than the doping concentration of the LDD or MDD regions 130.

15 Following the formation of the LDD or MDD extension regions 130, the remaining oxide layer 80 is anisotropically etched and an initial layer of silicide 140 is formed over the exposed silicon surfaces including the LDD and MDD regions 130 as shown in Figure 2(d). The 20 initial silicide layer 140 can comprise cobalt silicide, titanium silicide, nickel silicide, or any other suitable metal silicide. Following the formation of the initial silicide layer 140, dielectric layers 150, 160, and 170 are formed over the structure as shown in Figure 2(e). In an

embodiment of the instant invention the dielectric layers 150, 160, and 170 can comprise silicon oxide, silicon nitride, and silicon oxide respectively.

5       Following the formation of the dielectric layers 150, 160, and 170, an anisotropic etch is performed to form sidewall structures comprising 155, 165, and 175 as shown in Figure 2(f). During the anisotropic etching process the portion of the initial silicide layer 140 that is  
10 underneath the layer 155 is protected from the etching process and remains after the anisotropic etch is complete. The remaining portions of the initial silicide layer 140 are removed during the anisotropic etching process.  
The remaining portions of the initial silicide layer 140  
are removed during the anisotropic etching process.  
Following the formation of the sidewall structures  
15 comprising 155, 165, and 175 and second silicide layer 180 is formed on the exposed silicon surfaces of the source and drain regions 120 and the transistor gate structure 30. The second silicide layer 180 can comprise cobalt silicide, titanium silicide, nickel silicide, or any other suitable metal silicide. As shown in Figure 2(f), the second silicide layer 180 is formed over the source and drain regions 120 that have a depth of  $x_1$  and the initial silicide layer is formed over the LDD or MDD regions 130 that have a depth of  $x_2$  where  $x_2$  is less than  $x_1$ . Furthermore the doping

concentration of the region beneath the second silicide layer 180 (i.e. the source and drain regions 120) is higher than the doping concentration of the region beneath the initial silicide layer 140 (i.e. the LDD or MDD regions).

5 Finally, the extension regions 130 on which the initial silicide layers 140 are formed are positioned adjacent the transistor gate structure 30 while the source and drain regions 120 on which the second silicide layer 180 is formed are positioned adjacent the extension 130 (LDD or 10 MDD) regions. Therefore the LDD or MDD regions 130 are positioned between the source and drain regions 120 and the transistor gate structure 30. The initial silicide layer 140 is formed substantially over the LDD or MDD regions 130 and the second silicide layer 180 is formed substantially 15 over the source and drain regions 120. Forming the silicide layer 140 over the extension regions 130 will reduce the series resistance associated with the MOS transistor resulting in improved transistor performance.

20 Shown in Figure 3 is a further embodiment of the instant invention. The initial silicide layer 145 is formed beneath, and prior to, the sidewall structure 210 and is of a thickness  $x_3$ . The second silicide layer 185 is formed adjacent the sidewall structure 210 and is of a thickness  $x_4$ .

where  $x_4$  is greater than  $x_3$ . As observed in the structure of Figure 3, the depth  $x_1$  of the source drain regions 120 is greater than the depth  $x_2$  of the extension regions 130. The initial silicide layer 145 is formed substantially over the 5 extension regions 130 and the second silicide layer 185 is formed substantially over the source and drain regions.

Shown in Figure 4 is a further embodiment of the instant invention. A semiconductor layer 220 is formed on 10 the surface of the semiconductor 10 following the formation of transistor gate structure 30 and sidewall structure 85. The source and drain regions 240 are formed in both the semiconductor layer 220 and the underlying semiconductor 10 and are called raised source and drain regions. The first 15 silicide layer 250 is formed beneath the sidewall structure 210 on the MDD or LDD regions 230. The second silicide layer 260 is formed adjacent to the sidewall structure 210 on the semiconductor layer 220. The first silicide layer 250 is formed substantially over the extension regions 230 and the second silicide layer 260 is formed substantially 20 over the source and drain regions 240. In the transistor structure shown in Figure 4, the doping concentration of the source and drain regions 240 is greater than the doping concentration of the source and drain extension regions

230. In addition, the depth  $x_2$  of the extension region 230  
is less than the depth  $x_1$  of the source and drain region  
240.

5        While this invention has been described with reference  
to illustrative embodiments, this description is not  
intended to be construed in a limiting sense. Various  
modifications and combinations of the illustrative  
embodiments, as well as other embodiments of the invention  
10 will be apparent to persons skilled in the art upon  
reference to the description. It is therefore intended  
that the appended claims encompass any such modifications  
or embodiments.